

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Parat, Krishna et al.

Serial No.: Not yet assigned

Filed: Herewith

For: A NOVEL FLASH INTEGRATED
CIRCUIT AND ITS METHOD OF
FABRICATIONAssistant Commissioner for Patents
and Trademarks
Washington, D.C. 20231) Examiner: Not yet assigned
) Art Unit: Not yet assignedJ1046 U.S. PTO
09/865006
05/23/01#4
6/28/01
m. P. ReddenFORMAL DRAWINGS SUBMISSION

Enclosed herewith for submission in the United States Patent and Trademark Office are twelve (12) sheets of formal drawings for the patent application referenced above.

If there are any further charges please charge them to Deposit Account No. 02-2666. A duplicate of this sheet is enclosed for that purpose.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 5/23, 2001Michael A. Bernadicou
Michael A. Bernadicou
Reg. No. 35,93412400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025-1026
(408) 720-8300"Express Mail" mailing label number: EL67274693845Date of Deposit: May 23, 2001

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231

TERESA EDWARDS

(Typed or printed name of person mailing paper or fee)

Teresa Edwards

(Signature of person mailing paper or fee)

May 23, 2001

(Date signed)

Bit Line 210

Bit Line 210

Bit Line 210







Fig. 2 (along wordline direction)




Fig. 3 (along wordline direction)




Fig. 4 (along wordline direction)




Fig. 5 (along wordline direction)




Fig. 6 (along wordline direction)




Fig. 7 (along wordline direction)




Fig. 8 (along wordline direction)




Fig. 9 (along wordline direction)




Fig. 10 (along wordline direction)




Fig. 11) (along wordline direction)




Fig. 12) (along wordline direction)




Fig. 13' (along wordline direction)




Fig. 14 (along wordline direction)




Fig. 15 (along wordline direction)




Fig. 16 (along wordline direction)




Fig. 17 (along wordline direction)




Fig. 18 (along wordline direction)




Fig. 19a (along wordline direction)




Fig. 19b

Cross-section along Bitline direction




Fig. 20a thru s/d. in Bit line Direction




Fig. 20 b) Thru STI in line Direction




Fig. 21 (along BIT line Direction)




Fig. 22 (along Bit line Direction)




Fig. 23 (along Bit line direction)




Fig. 24 (along bit line direction)




Fig. 25 (along bit line direction)




Fig. 26 (along bit line direction)




Fig. 27 (along bit line direction)




Fig. 28 (along bit line direction)




Fig. 29 (along bit line direction)




Fig. 30 (along bit line direction)




Fig. 31 (along bit line direction)

